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Intro • 
• Ultra-scaled CMOS includes commercial foundry 
capabilities at and below the 90 nm technology 
node 
• Some evaluations take place using standard 
products, others are focused on test 
characterization vehicles (memories, logic/latch 
chains, etc.) 
• NEPP focus is two-fold: 
- Conduct early radiation evaluations to ascertain 
viability for future NASA missions - leverage 
- - - ·commerciaf-technology-developmenr-
- Uncover gaps in current testing methodologies and 
mechanism c~mprehension - early risk mitigation 
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Intro • 
• Large source of collaboration with external 
partners: 
Cypress Semiconductor 




Naval Research Laboratory 
Sandia National Laboratories 
Vanderbilt University 
The Georgia Institute of Technology 
Scaled CMOS • DescrfpUon: 
- Corrtlnu., tut to evalu.al• IC,Ud CMOS tkhnofoglH (< 100 nm) from 
Cyprt.1.1 S•mkonductor. IBM, Imel, Tuu fnwtNm.n11, i nd 
STMlc,.,.lo<:tonlca utlng ttata-01-...11 Iott .. hlctu 1nd producta, end 
- Otlltfflllnt lnllt,.ot 1lngi..v.nt ol!tctt (SEE) tot1ronn of TNttld 
Acceu Program OfflCI (TAPO) product no .... and 
- fdentltyc,hatl1n~11 for future SEE hardening effortt 
- rn..ttlgtte now SEE fall.,.1Mcll1nl1m1 and eflecta, and 
- Pro.ld1dltato NASA/Dl!IA 1!10dtllng progmn1. 
- T1ttlnvc ... ,. bothdettNctlvt1nd non-cl11lN<ttnSEEU1lng h11vy 
Ion and proton, 




-ey,,.,,: 1'fatu1te heavy'°" dM.11 rrom IS nm q"•d data rate SRAM; 
conduct heavy Ion and pos s:ib• pulMd llttrtv1fu.t1on or to nm no,... 
volatllo SIIAM. 
- mM': con11nue 111e.ty1-ls of FYOt CS nm SOI SRAM data to unss roll of 
proton direct lonlutlon t oll orrort (both alnglo and lffllllM>ft); extend 
1culeratecl crrottnd Wtts to U nm SOI c.tcllu: 1mptoy cold laNr ablation 
and X•F1 1o yt.ld adwncH nlp-chfp •ample p,...,.uon tor ktw4n,ergy 
proton• and pldH d ll11r1.t1tlna: H .ttnd m.tdlH to SJ am Sot when 
avaftable:. 
- "1tet eontJnue e·H tUstioftoftaat1'1J<.lesu1valllb• 
- TI: continue eomparbon of •s aftd ,s nm "1:1.; aupportVandtrtl,Ul ettortt 
to t •thff SEL and exotk partk .. sru clltt.; ,up port modt,Ong d o11:1. 
- ST'Mkto: develop tut Ht tor IS M'I '"t charactertutlon vehid, .. 
Dellverablu: 
1-=i~-:-+....-,,.,..,,,.,...,.~;-,-,..,.,.-e-r,,.-t - Qu1t11,ty 11*1111 ,.pom to NEPl'IDTIIA 
/-±'.,.iii,f,i;,r -Tut,.pona 
- Vpdl1e1 to lu1ons lumed 
- Pre1tfttttk>M at ludlng t.c:Mkal c.onf1renc11 
- PubllmlOM lo l'lfeflldloumall 
-------------------•···- ·- . ·---- ... -- - -
- All taaka .,.. curnntty ongoing 
- Diamonds Indicate completed or achedufed tHtl 
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Goals • 
• Cypress Semiconductor 
- Complete design of 90 nm CMOS non-volatile SRAM 
test sets 
- Collect initial SEE data sets - heavy ion and pulsed 
laser 
• IBM Corporation 
- Gather first heavy ion and proton data sets on 45 nm 
SOI latches 
- Analyze low-energy proton and alpha particle data for 
latches and SRAM 
• - Texas Instruments 
- Continue investigation of layout dependence on heavy 
ion SEL in 45 nm CMOS 
- Support additiona, accelerated tests to aid modeling 
efforts 
Goals 
• Intel Corporation 
- Work with vendor to develop and perform 
radiation tests for 32 nm CMOS technology 
• STMicroelectronics 
- Develop test set for 65 nm CMOS test vehicle 
• 
- Identify appropriate tests for provided hardware 
.. .. - . - .... - .... ... ... --------------- - ------ ----1 .. -· -·- - . . . . . . 
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Expected Impact to Community .. 
• Encouragement for early-adoption of advanced 
technologies 
- Technology development and non-recurring 
engineering leverage 
• Identification of new failure mechanisms 
- Risk reduction 
- Refinement of advanced test methodologies 
• Support existing and foster new relationships 
with industry 




• Cypress Semiconductor 
Completed data analysis of 90 nm, 4 Mbit asynchronous 
SRAM (FY09 TAMU data) 
• Completed Initial heavy Ion test of 4 Mbit non-volatile SRAM 
(FY10 LBNL data) · . 
• IBM Corporation 
• Completed 45 nm SOI latch test set design 
Completed initial 45 nm SOI latch heavy ion test (FY10 TAMU) 
Completed initial 45 nm SOI proton test (FY10 IUCF) 
Completed follow-up heavy Ion testing of 45 nm SOI latches, 
Including RHBD variant (FY10 LBNL) 
• Texas Instruments 
--- ~ple~!.dJ~itial he_ayy Ion S_l:L_an.aly~ls_(F_YOS_IAMU_&_LBNL)_ _ ___ ·-
u11 .. s nm CmOS . . 
• Completed support of initial tests at TRIUMF (FY10) on 45 nm 
CMOS 
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Status/Schedule • 
• Intel Corporation 
• Continuing discussions with Intel to gain access to 
32 nm hardware 
• Radiation testing looks likely for FY10Q4 
• STMicroelectronics 
• Completed initial conversation with Albert Ouellet 
and Philippe Roche regarding transfer of 65 nm 
CMOS hardware from STMicro foundry 
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Impact of Low-Energy Proton Induced Upsets on Test 
Methods and Rate Predictions 
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FY10 Publications • 
Heavy Ion Testing with Iron at 1 GeV/amu 
Jou~tllan A. Pellish. M,111b,r, IEEE. Micb.ul A. Xapsos. Sm/or Mtmlwr. IEEE. 
KtllDtth A LABol. Memb,r. /EEE. Paul W. Mmball. Mm1bu, lEEE. 
David F. Heidel. St11/or Member. IEEE. KtDDeth P. Rodbfll. S,11io1· M,mW. IEEE. Man.: C. Hal:cy. 
Paul E. Dodd. SP11/or Mtmber. IEEE. Marty R. Sh1noyfolt. Ftlfow. IEEE. 
James R. Schw:inl. Fellow. IEEE. Robert C. BalUJlAOO. Alembn-. IEEE. 
Xuiowoi Dtnp.. Al,mber. IEEE. Andrew Marshall. Memb,r, JEEE. Brwi D. Sierawslci. M,i11bn-. IEEE. 
Jeffrey D. Black. Jfemb,r. IEEE. Robfrt A. Rttd, S,i1/or J."111ber. IEEE. 
Ronald D. Schrimpf. Ftllmv. IEEE. Hl\k S. Kiw. Mt111b,r, /£EE. Melanie D. ~- Membtr. IEEE. 
Michnel J. Campola. Af,i11b,r, IEEE, Marl: R. Frioodlich. Christophot E. Pun. ,\l,mber. IEEE. 
Autbony M. Phan. 1od Christina M. Seidleck 
Submitted for publication in 
IEEE Transactions on Nuclear Science 
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FY10 Presentations • 
• J. A. Pellish, et al., "Practicality of Evaluating Soft 
Errors in Commercial ·SUb-90 nm CMOS for Space 
Applications," presented at the 2010 IEEE Int. 
Reliability Physics Symp., Anaheim, CA. 
• J. A. Pellish, et al., "Impact of Spacecraft Shielding 
on Direct Ionization Soft Error Rates,'' to be 
presented at the 201 O IEEE Nuclear Space 
Radiation Effects Conf., Denver, CO. 
• N. A. Dodds, et al., "Impact of Spacecraft Shielding 
.---· · ·---:-·-.. -- --· · · ·--·· - on-Dlrectlonization·s-otr-Errot·Rates;"·to- t>e 
presented at the 2010 IEEE Nuclear Space 
Radiati~n Effects Conf., Denver, CO. 
tZ 
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Technical Highlights 
90 nm Cypress CMOS • 
90 nm CMOS non-volatile SRAM 
• Heavy lo~ testing at LBNL · _ . . 
• Good flow of data and Information between Cypress and GSFC 
• Data analysis shared between GSFC and Cypress 
Technical Highlights • 
45 nm IBM SOI CMOS SRAM 
10 
YDO,. • UV 
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• Completed heavy ion and proton characterization 
-···--- ··· __ .. ___ . _ ·- ___ _ • Developed procedure to analyze multi-bit upset __ _ ____ -- --· ·· __ ... 
• Showed that 45 nm is similar to 65 nm in total SEU 
cross section - multi-bit cross section is higher 
· D. F. Heidel et al., IEEE Trans. Nucl Sci., vol. 56, no. 6, Dec. 2009. 
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Technical Highlights 
45 nm IBM SOI CMOS Latches 
• Five latch chains of 
varying length 
• Three of the five chains 
are SEE-hardened 
designs, including stacked 
and DICE variants 
• Irradiation will be topside, 
through the back end of 
line 
• Test will be able to reuse 
• 
. 65 nm IBM SOI SRAM test 
board 84-pln wire bond package 
Technical Highlights • 
45 nm Texas Instruments CMOS 
45 nm bulk CMOS SRAM 
r--'!~~ 
- - --- ...  -- -·- ---··- -- . - -·. 
UC Davis CNL proton testlng at 63 and 6.5 MeV - 23 June 2009 · 
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Plans (FY10/FY11) • 
• Cypress Semiconductor 
• Continue analysis of 65 nm QOR SRAM data (FY10Q3-Q4) 
Begin analysis of 90 nm non-volatile SRAM data (FY10Q3-Q4) 
Continue dialog with Cypress to obtain new hardware 
(FY10Q3-Q4, FY11) 
• IBM Corporation 
Perform low-energy proton and 4He tests at UC Davis 
(FY10Q3) 
• Perform additional heavy Ion tests at TAMU (FY10Q4) 
Continue SRAM and latch data analysis (FY10Q3-Q4, FY11) 
• Intel Corporation 
Obtain 32 nm hardware and begin development of test sets for 
TIO, d~se rate, and proton evaluation (FY10Q3-Q4) . 
• Perform radiation testing (FY10Q3-Q4, FY11) 
Plans (FY10/FY11) • 
• STMicroelectronics 
• Obtain 65 nm CMOS test characterization vehicle 
(FY10Q3-Q4) 
• Begin identification of tes·t sites and development of 
test sets for TIO and SEE evaluation (FY1 OQ3-Q4) 
• Perform radiation tests (FY1 OQ4, FY11) 
• Texas Instruments 
• Continue analysis of TAMU and LBNL SEL data 
(FY1 OQ3-Q4) 
-----·- -c- -·--------t· ·- ·-·. ---··- ··- ·- ·-·-· 
• Support additional testing and mode~ing efforts as 
necessary (FY1 OQ3-Q4, FY11) 
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